Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
A guard ring is a ring (or very nearly so) surrounding a sensitive part of a circuit and connected to earth or a low impedance voltage which is at the same potential as the sensitive bit. It is so leakage currents through the air or across the printed circuit board flow into the guard ring and not into the sensitive circuit. Only really used with voltages in excess of 500V or impedances greater then 100 M ohm.
Now, how they effect latch up is a mystery, though its good to keep leakage paths under control. There are many sort of latch ups, I suppose you mean semiconductor devices when driven with too many volts, suffer an avalanche breakdown, which if the current is limited is non-catastrophic, i.e. when the voltage is removed the device recovers. Hence the requirement to control your high voltage leakage paths with guard rings.
Frank
Hi Frank its Amlan. Thank u 4 ur kind suggestions. But I am looking 4 the case, where in a CMOS substrate some current flows though the body due to the formation of 2 virtual BJTs.
Guard ring provides lower resistance because its doping is heavier than well resistance without guard ring.
And more contacts in guard ring also reduce contact resistance.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
