about design ware asyn memory model

Status
Not open for further replies.

trai

Newbie level 6
Joined
Jan 1, 2009
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,404
Hi all

Does anybody have use latch based memory model "Dw_ram_r_w_a_lat" of

designware library?

My problem is that the glitch from the address decode circuit

makes the input data be writen to the unexpected memory location.

How can I deal with this the glitch problem?

Is there any suggestion? or any reference ?

Thank you~~
Best Regards,
 

Status
Not open for further replies.
Cookies are required to use this site. You must accept them to continue using the site. Learn more…