Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Four-bit long, four-bit wide bidirectional dynamic shift register

Status
Not open for further replies.
H

hawks4peace

Junior Member level 1
Joined
Apr 6, 2006
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,384
want information abt A four-bit long four-bit wide bidirectional dynamic shift register
 

help needed urgent

What kind of information do you need?
 

Re: help needed urgent

i want to know what 4 bit long 4 bit wide means first of all bcos i didnt understand what it is..
and what does dynamic shift register means.. i mean the significance of word dynamic...
i was given this project n i didnt understand anything abt this.. so please help me
 

help needed urgent

Here's a general description of a shift register:
https://en.wikipedia.org/wiki/Shift_register

"four-bit long four-bit wide": The shift register stores four data words. Each word contains four bits.

"dynamic": This usually means that each bit is stored in a capacitor (usually implemented as a MOS transistor) instead of in a flip-flop.

"bidirectional": You can shift the data from left-to-right, or from right-to-left.
 

Re: help needed urgent

iam sorry, i dont want to bother u but here is the title of my project and i think it has a lot of twists..... please look at it and help me..

A four-bit long, four-bit wide bidirectional dynamic shift register circuit, without parallel inputs and without parallel outputs, should be realised using CMOS inverters and transmission gates to build the dynamic D-FF's in the pseudo two phase clocking scheme. A transmission gate 4*1 mux should be used to connect data to the flip flop input. The circuit should support four modes of operation: refresh (00), shift right (01), shift left (10), and clear(11).

please help me understand this..
and can anyone please tell me the applications of bidirectional dynamic shift register....
 

help needed urgent

Without parallel inputs and without parallel outputs?? What I/O does it have?

That sounds like a breadboard or ASIC project. You can't implement CMOS transmission gates in an FPGA or CPLD, which is the subject of this discussion forum.
 

help needed urgent

it has to b implemented in cmos n right now we r tryng a layout for it.. the circuit has about 130 transmission gates....
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top