Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
You can calculate leakage power by report_power command. But dynamic power calculation will unaccurately.
Dynamic power depends on work mode you use. For example if you are modeling some arithmetical operations result can be differ from that calculated in logical operation.
For more accurately measurement of dynamic power you should make following steps:
1. Get SDF file (for backend netlist it includes RSPF information)
2. simulate your netlist with SDF and to generate VCD file. Clock frequencies should be the same as in DC.
3. convert VCD to SAIF
4. read SAIF file and report_power
Usually, calculated value differs from calculated without VCD and simulation. And it have good correlation with chip.
You can calculate leakage power by report_power command. But dynamic power calculation will unaccurately.
Dynamic power depends on work mode you use. For example if you are modeling some arithmetical operations result can be differ from that calculated in logical operation.
For more accurately measurement of dynamic power you should make following steps:
1. Get SDF file (for backend netlist it includes RSPF information)
2. simulate your netlist with SDF and to generate VCD file. Clock frequencies should be the same as in DC.
3. convert VCD to SAIF
4. read SAIF file and report_power
Usually, calculated value differs from calculated without VCD and simulation. And it have good correlation with chip.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
