Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

implementing small size memory on design

Status
Not open for further replies.

childs

Member level 5
Joined
Apr 28, 2008
Messages
87
Helped
15
Reputation
30
Reaction score
12
Trophy points
1,288
Activity points
1,945
On my ASIC design, I need to use up to:
1. 5~10kByte of non-volatile memory (8-b)
2. 2~10kByte of volatile memory (8/16-b)

The design runs at minimum frequency of 50MHz, and frequent access will be operated onto these memories (Read for non-volatile, Read n Write for volatile memory)

Is it better to purchase external memory components to interface or implement them directly as on-board memory? Is non-volatile memory implementable on ASIC deisgn? If purchasing is better, any suggestion for suitable memory component?

(I've checked some available components on Farnell, ALLIANCE MEMORY & GSI TECHNOLOGY provided fast (~10ns access time) SRAM at size of 32k*8bits & 64k*16b)
 

I think the size you wanted is not very big, and the frequency is not very fast.
choice is two:
1. you can implement inside the chip, but some cost on tester.
2. If you want a external memory employee, an exchange interface needed;
and the memory chip timing is not common value, you must confirm the margin.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top