Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Paper is to be coded in digital,so when SRAM is tested using MBIST,SRAM has to be designed in verilog.So if its possible to design SRAM in verilog,then how is it so..
I want to told you thing is that....mbist is not the architecture to design memory....its the architecture for testing the memory which one is already designed....
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
