Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by yashiro

  1. Y

    Charges accumulated during Antenna Effect

    The charges accumulated will create a potential of hundreds or maybe thousands of volts so the diode will operate in either forward or reversed biasing and at this voltage level it will be opened either way. If it will be forward biased it will open at around 0,6V If it will be reversed biased...
  2. Y

    Charges accumulated during Antenna Effect

    It cannot be both in the same metal sheet, as it will compensate each other. It all depends on the chemicals used in the process., so it can be both negative or positive. Still it does not matter, the effect will be the same.
  3. Y

    whats the difference in Assura, Dracula, Calibre, Hercules

    Re: whats the difference in Assura, Dracula, Calibre, Hercul It depends on the foundry, because they provide the rule deck.
  4. Y

    10v to 5.5V voltage regulator

    I think it is about an integrated voltage regulator so discrete components would not work :)
  5. Y

    10v to 5.5V voltage regulator

    This is also my problem :) In general it depends on the technology used. So for this kind of application I hope I can go on HV technologyes, that have transistors that can withstand 12V or more. Also the pass transistor would be preferably a DMOS device, but I am wondering how do I supply the...
  6. Y

    LDO questions ( transistor Level design)

    10k resistors are not too big inside IC
  7. Y

    Symmetrical Load Ring Oscillator Design

    symmetric loads in vco Just make an ac analysis where you place ac=1 for the power supply voltage source and check the output.
  8. Y

    Merging NWELLs of Thick Oxide gate transistor

    Re: Merging NWELL I think you should make different NWELL and connect by metal. This should avoid DRC error you get.
  9. Y

    bandgap substrate noise simulation

    bandgap substrate I don't think the noise generated will affect the reference voltage value but it will affect the other blocks you will bias with this reference voltage. The noise you generate will add-up to the noise of the block, so if the noise level of the reference voltage is not big...
  10. Y

    Switch cap circuit , Noise analysis using spectre

    you can find here usefull information https://www.designers-guide.org/Analysis/sc-filters.pdf
  11. Y

    Decoupling capacitor for power supply ?

    how do you calculate the capacitance of the MOS cap?
  12. Y

    SKILL CODE sample on how to hide and show specific layers???

    skill example code Hi onlymusic16, I am also a beginer in skill, but I can recomand you reading sklanguser.pdf. I think you can find this file if you make a search on edaboard
  13. Y

    SKILL CODE sample on how to hide and show specific layers???

    lesetlayervisible I do not understand you exactly but here you can find the file I used for testing if in your LSW you have metal1 instead of met1 you should make the replacement the same for met2 and via
  14. Y

    Current Mirror matchin

    this is the doc where I found this
  15. Y

    Current Mirror matchin

    yes, but I am refering to a matching like the one in the picture One of the basic rule of matching is to keep the same orientation for the matching transistor and this type of matching brakes this rule, but is said to give a higher matching than the conventional matching.

Part and Inventory Search

Back
Top