Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

bandgap substrate noise simulation

Status
Not open for further replies.

tdy

Member level 3
Joined
Mar 19, 2008
Messages
57
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Location
Navy
Activity points
1,534
what is substrate noise

will the bandgap substrate noise affects the reference voltage value due to the two bipolar branches small signal resistance difference? and how should I simulate it? can I just tie all sub-node to a noise source and run the simulation?

Thanks..
 

bandgap substrate

I don't think the noise generated will affect the reference voltage value but it will affect the other blocks you will bias with this reference voltage. The noise you generate will add-up to the noise of the block, so if the noise level of the reference voltage is not big enough to disturb you have no problem.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top