Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by pandora

  1. P

    ask for help: which chip has this otp or eeprom?

    thanks , but I want use programmer without address bus. just like microchip 16c5x programmer,but it has only 2k rom best regard pandora
  2. P

    ask for help: which chip has this otp or eeprom?

    thanks ,but I must to use programmer with data bus . regards pandora
  3. P

    ask for help: which chip has this otp or eeprom?

    request 1. otp or eeprom size 32K 2. programmer not use address bus thanks for attention !
  4. P

    question about initial statement

    when I write RTL code , not use "initial" "initial" only use to simulation and debug
  5. P

    How to add one layer with number 14 and TEXTTYPE=10?

    other way: when you export layout to GDS, you can set the TEXTTYPE number you want.
  6. P

    verolog netlist to rtl converter

    rtl code to netlist converter hi mvvijay78 I have the same meaning with z81203 there may be functional every module in the netlist
  7. P

    How to add one layer with number 14 and TEXTTYPE=10?

    when u add the layer ,there is the env ,u can set it. you can set dg or ll or by etc.
  8. P

    verolog netlist to rtl converter

    netlist to rtl I think that simulator support netlist can do it eg . Cadence Verilog-XL
  9. P

    How can I find all the negedge trigged flip-flops.

    put design to netlist u could find it in netlist
  10. P

    Composer export CDL quesion

    I met the same problem. change the netlist generated is much easier or change models in schematic
See more

Part and Inventory Search

Back
Top