Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
flicker noise is due to the random trapping and releasing of the electrons or holes in the interface.
as electrons have more mobility than holes,so they will have more random trappings.
so more flicker noise for nmos devices.
you can do it throught the cadence setup.
for the frequency related,u have to do the DFT first ,adn then u can find the SFDR,SNR values.
and u can do the inl and dnl in the transioent analysis.
the selection of the opamp depends upon the gain error allowed and sampling frequencies u are using.
for a sampling frequency of fs,your opamp gbw shud be greater than 5fs.
and for a small gain error u need very high gain.
in that cases,a fully differential gain boosted opamp will solves u r...
Re: EA of an LDO
keeping the compensation capacitor makes u r system very slow.,
so u cant get the start up time specification.
to make the system stable,and anyway u should have output capcitor when u r driving other blocks or soc.,
so,by using the optimum Resr .,and adjusting the poles...
assume the bias voltage is vb.,
the below transistor vds is vgs1-vth1.
so the vb should be grater than vgs1-vth1+vgs2.
it will give the minimum value of vb for the cascode opamp.
Re: About LDO driver
pmos can work up to very low voltages,coz it requires less gate drive.
but it will have large pole.,
need to be careful in compensation.
for nmos it wont work at low frequencies.,
but it will have higher current capability,so more gm and pole at higher distances coz of high...
ring oscillator will simply generate frequencies for a control voltage.
there is no feedback or correction involved.
pll is nothing but ,it will compares the phaseerror with the reference frequency.,
and generates the vcntl to minimizing the error.
pll can be used for many applications other...
for low voltage applications pmos as a passdevice is a better option coz it needs low gate drive and low leakeage current.
but ,the width is quiet high.,
u have to be careful in compensation,coz of large pole associated with the pmos device.
pmos transistor should be act as a resistor,so it should in the triode region for full tuning range.
and iss and i1 shud be the same current mirrors,so that they will tack the current variations.,
use a high gain opamp as the erroramp,so that it will always makes u r erorvoltage low.
vref=...
Re: what is effect of Av ?
gain = gm*Ro.
gm -> input transistor transcoductance (of the diff opamp).
Ro depends on how u have implemented the load,it can be either nmos or pmos.,
if its a pmos load,in triode region.
if u wnated to increase the gain,either the gm can be increase,or either the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
