Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am using RTOS of TI CCS, but the timer interrupt of OS conflict with my task and other ISR. So I want remove the timer of OS since I do not use any timer function.
Can I do so?
Why the RTOS need Timer?
Re: CLK Divider HELP
1.
In the port definition, thers is
output clk_60hz;
reg clk_60hz;
why the "reg clk_60hz;" is needed? I met this type many times, but I don't know the reason.
2.
The counter is so long(48bit), so it will work well?
Thank you for your advice.
Following your suggestion, I checked my code and found i_Test_Send_FLG is initiallized to 1'b1 in the main module.
What you said is true, the tri state bus is difficult to control.
Xie Xie!
I have a little problem about the "inout".
The main module is TDSP, the sub module is McBSP0.
"Send_Trig" is used in the McBSP0.
I want use "Send_Trig" as a inout port to trigger the send block and feed back a completion message.
But I can not drive the "Send_Trig" by Test_Send_FLG of TDSP...
Help me! ModelSim Error when Start Up
I can NOT start up my modelsim after I missed changing a setting in modelsim pe 6.0. I uninstalled the modelsim 6.0 and delteled the installation directory, reinstalled the modelsim 6.0, but I can not start up the modelsim too. Updating the modelsim to 6.1...
matlab í…트로닉스
you can save your data with matlab format (some osci support the matlab format, but the general txt format is ok), and read the data from the command line of matlab and use it in simulink.
irq_evt_xint1
We are using the TI C5510 DSP in our new mobile phone design. For the lowest power comsumtion, every part, including the clock, cpu and the others, are needed to be idle when the DSP has nothing to do. But the extern interrupt 5 is always enabled. The flow is describled as...
Hello, everyone.
In my project, there is a interrupt to treat with.
I want to do something in the inerrupt by C.
But the interrupt head file and handler are made by assemble.
How can I make a interrupt funcion by C in the main file and link it to the interrupt handler(vector)?
compact flash code example
I want to use a ARM or Hitachi H8 CPU to read and write the compact flash(CF), because a great deal of data should be stored in the compact flash like stored in a hard disk. But I don't know how to control the compact flash like a hard disk.
If anyone have the C...
Re: Why is the Standby Current so high? (@ltera Cyclone FPGA
Thank you!
But they are based on SRAM, not DRAM. Why is the Standby Current so high? The SRAM in the FPGA needs refreshing?
My boss give me a problem that why the Standby Current Icc0 of @ltera Cyclone EP1C20F400C6 is so high?
The <@ltera Cyclone PowerPlay Early Power Estimator Version 2.0> reported that the Typical Standby Current Icc0 of EP1C20F400C6 is up 12mA. My boss think it too high, but don't know why...
My boss give me a problem that why the Standby Current Icc0 of Altera Cyclone EP1C20F400C6 is so high?
The <Altera Cyclone PowerPlay Early Power Estimator Version 2.0> reported that the Typical Standby Current Icc0 of EP1C20F400C6 is up 12mA. My boss think it too high, but don't know why. Maybe...
el-celp
I am using ELCELP Codec and MSM7732 to construct a voice system of a mobile phone, but I think the ELCELP Codec is too old. Is there a better alternate to ELCELP Codec (Audio)?
Thank you!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
