Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Eagle Lbr for Molex 100pin connector 51338-1074
Hi giantorion,
Could you please tell me what does the lbr library look like?
Can you show me an example?
Thanks in advance.
B.R.
verification_set_undriven_signals
When I use synopsys's tool FORMALITY to do formal verification of a module's RTL2NL( the netlist is generated by DC's command "compile_ultra"),it have several aborted points, the reason is too complex to resolve. And it takes very long time to finish the...
hi,all
can u tell me the IC hardware design flow?
dose verification include function verification, timing verification, fomality verification and DRC/LVS verification?
what's the order and purpose of the verifications?
thanks!
setup time, hold time
setup time is the requirement that data be stable for a given time before active clock edge.
hold time is the requirement the signal on the data pin must remain stable for a given time after active clock edge.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
