Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by dileep4111

  1. D

    Deriving process corners

    Hello all, What is the criteria for a technology to decide the process corners (SS FF TT) . Please help me with the relative setup. Thanks Dileep
  2. D

    Importance of drive current in GPIO cell

    Hi all, What is the importance of drive current in GPIO cells. Why it is there for only PAD pin of the IO cell and how to calculate it. Thanks all.
  3. D

    ASIC library charaacterization

    Yes I am doing measurement characterization with spectre circuit simulator.
  4. D

    ASIC library charaacterization

    Hello everyone, I am doing ASIC standard cell library characterization. Suggest me any good papers to read and websites that i can get good information. Thank all.
  5. D

    dc current for INTERNAL PIN for HEADER cell

    Hello everybody, I am characterizing a single input HEADER cell which contains the input pin NSLEEPIN and NSLEEPOUT in the spice netlist. There is one parameter in the library called DC CURRENT for a INTERNAL PIN in library which is not available in spice netlist. Help me...
  6. D

    Calculation of PULLING resistance for PULL-UP and PULL-DOWN Bidirectional I/O PAD cel

    Hi all, I am doing library characterization for bidirectional pull-up(PDU02DGZ from tsmc) and pull-down(PDD02DGZ from tsmc) cells.Help me how to simulate for pulling resistance. thank you.
  7. D

    Pad tri state disable case simulation

    I am doing characterization for bi-directional I/O pad. Help me how to calculate the timing arcs , when the cell is going in to tri-state. Since when the cell in tri-state PAD will be floating, I tried putting some voltage source and did calculations for transition times and Delay values but...
  8. D

    I/O pad simulation : calculation of drive current ,pull-up and pull-down resistances

    It is a bidirectional Digital PAD from TSMC
  9. D

    I/O pad simulation : calculation of drive current ,pull-up and pull-down resistances

    It is I/O PAD
  10. D

    I/O pad simulation : calculation of drive current ,pull-up and pull-down resistances

    How should i characterize the drive current of pad. Currently i am using Spectre tool from cadance. thank you
  11. D

    I/O pad simulation : calculation of drive current ,pull-up and pull-down resistances

    What is drive current for a PAD and how to decide drive current for I/O PAD while doing characterization.Also how to calculate the pull-up and pull-down resistance for I/O pad cells. Thanks
  12. D

    Power gating switch chracterization

    HELLO, I have started doing characterization for power gating cells such as HEADER and FOOTER for 45nm technology. I am stucked at how to calculte the DC current at output which is a function of input voltage and the output voltage. How a DC current is dependent on input...
  13. D

    Tri-state simulation

    In I O cell characterization , while keeping input voltage to some fixed voltage, moving the enable signal from enable state to disable state, PAD pin is left floating. For example if PAD voltage is at 1.62 volts , moving the enable pin from enable to disable state, PAD voltage is just coming to...
  14. D

    I O cell characterization

    hi, I am developing a standard cell characterization. Now I am doing for I O cell characterization. How to calculate leakage current while doing for pad simulation. Thank you
  15. D

    link for library for level shifter

    **broken link removed**
See more

Part and Inventory Search

Back
Top