Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

VLSI PD- discussion

VLSI PD- discussion
V

VLSI PD- discussion

Public Group
  1. About
  2. News feed
  3. Discussions
  4. Members
  5. Events
  6. Resources
  7. Media

Share this group

Quick Overview

Category
Uncategorized
Language
Total members
171
Total events
0
Total discussions
20
Total views
36K
Total albums
0

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

VLSI PD- discussion

VLSI PD- discussion

D
  • Locked
Hi....i want to know how can i reduce the count of buffers and inverters introduced during the placeOPt clockOPt or routeOpt stages...
Replies
2
Views
2K
devaVLSI
D
T
  • Locked
What are the most asked interview questions in Physical Design
Replies
0
Views
846
tan_7727
T
T
  • Locked
Doubt in Placement stage
Replies
0
Views
670
tan_7727
T
L
  • Locked
How to match between the circuit to specificating (including which tests and how to do)
Replies
0
Views
943
LiranG
L
P
  • Locked
  • Discussion
About physical design course
Replies
0
Views
741
priya1234
P
N
  • Locked
  • Discussion
Need help for hspice simulation using TSMC65 nm
Replies
0
Views
656
nka
N
K
  • Locked
  • Discussion
Advantages and Disadvantages of multi row height cells
Replies
0
Views
697
kriskrishna31
K
M
  • Locked
  • Discussion
Difference between .ddc and .def files
Replies
0
Views
789
Muralidar_Reddy521
M
A
  • Locked
  • Discussion
cts
Replies
0
Views
748
atlaakreddy
A
A
  • Locked
  • Discussion
cts
Replies
0
Views
659
atlaakreddy
A
R
  • Locked
  • Discussion
GDS back to DEF/ MW DB
Replies
4
Views
715
kirteshmiet
K
S
  • Locked
  • Discussion
voltage domain crosing interface(VDCI)
Replies
1
Views
1K
ro9ty
R
M
  • Locked
  • Discussion
Layout extraction
Replies
2
Views
620
ro9ty
R
H
  • Locked
  • Discussion
drc rule
Replies
0
Views
671
Harini S
H
S
  • Locked
  • Discussion
Need to know the Inputs at each stage in Physical Design? Please respond...
Replies
2
Views
763
arun@vlsi
A
V
  • Locked
  • Discussion
verilog code, please rectify errors
Replies
0
Views
737
viswanath404
V
A
  • Locked
  • Discussion
Need help...
Replies
0
Views
730
Addicted13
A
J
  • Locked
  • Discussion
schematic from netlist
Replies
1
Views
564
ro9ty
R
R
  • Locked
  • Discussion
Verilog AMS
Replies
0
Views
655
rishabhgupta1991
R
R
  • Locked
  • Discussion
What is characterization limit?
Replies
0
Views
585
ro9ty
R
Top