Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The main challenge would be that differen voltage domains would have different PVT conditions and hence if OCV is considered then even small paths with not so huge transition problems could become potential setup and hold hazards.
Another challenge could be that suppose the launch clock is in better condition (V=1.2) and capture clock is in worst condition (1.0) then the data path would see less delay, clock path would see more and hence data would reach faster than clock, making way for hold vio to occur.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
