Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Vertex 4 clocking strategy

Status
Not open for further replies.

saikat

Member level 2
Joined
Oct 21, 2005
Messages
51
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Location
mumbai
Activity points
1,598
Is it possible to generate 500MHz internal clock in Vertex 4 using DCM, where input clock frequency is 50MHz? I have tried the same, but DCM is not allowing more than 350MHz output clock. How can I achieve this? Is there any different clocking methodology?

What is the clocking strategy for implementing high speed PCI-e or any other high speed bus in Vertex 4?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top