Follow along with the video below to see how to install our site as a web app on your home screen.
Note: This feature may not be available in some browsers.
I don't know how other people do it, but if I want a
lot of delay I will add a shunt MOS cap after the first
stage (min N, equal drive P) and a couple or three
inverter stages to square it back up. If I want a more
controlled delay (and large) I might use a RC network
instead of depending on the first stage's drive current
to set timing (MOS very sensitive to Vdd, temp, process
while Rs and Cs tend to be 10-20% type tolerances).
digital delay cells are not built like that. they are essentially a buffer, but the transistor sizing is such that one stage sees a big load. that is how delay is created. then the output is tweaked with the output stage to look like it switches relatively fast and delayed.
How can it switch relatively fast and still be delayed? Wouldn't it switching fast would mean better slew and less delay