Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Buffer sizing algorithm for CTS

Status
Not open for further replies.
B

buzzsaw

Newbie
Joined
Oct 24, 2022
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
33
Hi, I looking for references on how to design a clock buffer sizing algorithm for post-CTS optimization so that I can try to design my own to be integrated into Synopsys Astro for testing. Any tips, suggestions, steps, or programming to design algorithms or reference sources will be very helpful. Thanks in advance
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top