Muthuraja.M
Advanced Member level 4
In verilog how the task of one module is called by another module ?
I used `include "test.v" ....
But its not working ...
Pls give me suggestions..
Thanks in advance...
I used `include "test.v" ....
But its not working ...
Pls give me suggestions..
Thanks in advance...