Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
It sounds like extracting the "Finite State Machine (FSM)" from your design.
For example, in the RTL code, there maybe some if-else statement, and
tool can recognize the FSM based on some pre-defined design styles, such as Mealy and Moore.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
