Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Corners versus Monte Carlo?

Status
Not open for further replies.

EEsj

Junior Member level 1
Joined
Aug 3, 2008
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,393
Corners and Monte Carlo both run simulations versus PVT. Which simulation is better characterizes a circuit's robustness?
 

Corners give you a digital dude's idea of what's "best" and "worst".
For analog, where any particular device and operating point could
be the one that matters, you'll learn very little from corners.
 

The problem with corners is everything matches. For analogue you usually want to know the effect of mismatches, so monte carlo is useful. I usually do corners as well to keep the digital guys happy! It doesn't take long compared to MC.

Keith
 

In addition, Monte Carlo gives you an idea of yield. Corners is much more extreme.
If you are really pushing the envelope, corners will give a too pessimistic result.
 

Corners determine the mean value, while monte-carlo gives the standard deviation.

There are 3 main types of corners, mainly PVT as you mentioned, of which you can trim only for process corners. So an example of a corner is NMOS FAST, PMOS SLOW, VDD=VDD(nom)*0.9 and T=-40C. To get the worst corner, you will need up to 2^N, or 16 corner runs in this example.

For MC analysis, the minimum run count depends on how many sigma you are designing for. Assuming the spec is normally distributed, 3-sigma gives 99.7% lot yield. So a 3-sigma design needs a minimum of ~1000 MC runs.

If you want a design that can guarantee up to 3-sigma lot yield, an approximation is when the worst corner mean +/- 3 sigma must still fall within the valid spec range.
 

the latter, of course. it's accurate and you can even put the mismatch information in the simulation. it's rather slow, though.
the former is fast but can only give you a rough feeling about the extreme case, but can you really know which combination of the PVT is worst case? Especially considering the circuit's performance is not necessarily monotonous for the variation of PVT, it's theoretically a mission impossible. However, if you have some experiences and your circuits are not "bizzare", you would have the ability to guess which combination of the PVT may be the worst case.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top