Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Theoretically it is possible to write a testbench for any hardware DUT. You have to make sure that the TB drives all the DUT inputs (in all possible combinations) and in parallel the TB monitors the DUT outputs.
ok.now i am understand... thank you very much for ur valuable response....i have another doubt how to apply the d-algorithm based concepts for asynchronous circuits using verilog????
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.