Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Address rollover for Asynchronous FIFO

Thread starter promach
Start date Nov 23, 2021

Status: Not open for further replies.

Nov 23, 2021

#1

P

promach

Advanced Member level 4

I came across an async_fifo.sv implementation, may I know why it does not implement address rollover (MSB flipping) for full detection ?

Note: CummingsSNUG2002SJ_FIFO1.pdf suggested similar logic.

Status: Not open for further replies.

Similar threads

Asynchronous, Asymmetrical FIFO using logiCORE FIFO Generator in Vivado
- Started by hassannriaz
- May 30, 2023
- Replies: 4
PLD, SPLD, GAL, CPLD, FPGA Design
P
STA timing closure for asynchronous FIFO
- Started by promach
- May 3, 2022
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
Z
[SOLVED] Why "The Memory Controller has one address channel?"
- Started by zzzhhh
- Jun 20, 2023
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design
S
[SOLVED] Async FIFO simulation problem
- Started by stark43
- Jun 21, 2022
- Replies: 16
PLD, SPLD, GAL, CPLD, FPGA Design
W
[SOLVED] Why is a reset with asynchronous assert safe?
- Started by weetabixharry
- Aug 13, 2022
- Replies: 14
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top