Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

ADPLL Design in VHDL small changes in M, K, N unlocks loop

Status
Not open for further replies.
A

akurka

Newbie level 1
Joined
Sep 30, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
SWITZERLAND
Activity points
1,286
ADPLL Design in VHDL

Hi
can You help me ?
I have designed a PLL in VHDL(test bench and UUT in Attachement).
It run With M=16, K=8, N=8 but only small change
of u1 and it go out of lock. What is the reason ?
I try all possible combinations of M,K,N but without success ?
Thank You in advance. Anton
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top