Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

concatenation in VHDL?

Joined
Feb 27, 2024
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
9
How to use concatenation operator in VHDL for shifting without using any function?
 
I think that’s three separate questions. You can use both concatenate or shift without a function.

Here’s one way to shift an 8-bit vector

Code:
result <= vect(5 downto 0) & “00”;  — shift left 2 bits.
 
Hi,

You can only use the concatenation operator at the RHS of your assignment operator.
--- Updated ---

If you're having an issue with your code, then you may have to post the affected part of your code here.
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top