Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Transistor sizing for delay buffers

Status
Not open for further replies.

identical

Member level 1
Joined
Feb 10, 2015
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
225
How are delay buffers designed? How is their transistor sizing different from delay reduction buffers (Size pmos atleast 3 times bigger than nmos)
 

I don't know how other people do it, but if I want a
lot of delay I will add a shunt MOS cap after the first
stage (min N, equal drive P) and a couple or three
inverter stages to square it back up. If I want a more
controlled delay (and large) I might use a RC network
instead of depending on the first stage's drive current
to set timing (MOS very sensitive to Vdd, temp, process
while Rs and Cs tend to be 10-20% type tolerances).
 

I don't know how other people do it, but if I want a
lot of delay I will add a shunt MOS cap after the first
stage (min N, equal drive P) and a couple or three
inverter stages to square it back up. If I want a more
controlled delay (and large) I might use a RC network
instead of depending on the first stage's drive current
to set timing (MOS very sensitive to Vdd, temp, process
while Rs and Cs tend to be 10-20% type tolerances).

digital delay cells are not built like that. they are essentially a buffer, but the transistor sizing is such that one stage sees a big load. that is how delay is created. then the output is tweaked with the output stage to look like it switches relatively fast and delayed.
 

digital delay cells are not built like that. they are essentially a buffer, but the transistor sizing is such that one stage sees a big load. that is how delay is created. then the output is tweaked with the output stage to look like it switches relatively fast and delayed.

How can it switch relatively fast and still be delayed? Wouldn't it switching fast would mean better slew and less delay
 

How can it switch relatively fast and still be delayed? Wouldn't it switching fast would mean better slew and less delay

you are confusing delay with transition. a cell can have a huge delay, but the outputs might still switch very fast. think of a cell with multiple stages. the delay is proportional to the number of stages. the transition is proportional to the output stage driving capability.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top