Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
dear guys, i assume that the high voltage generator for bootstrap switch in a S/H circuit is quite familiar to most of you.
i am designing one using 65nm tech. but i could not find the breakdown voltage for the source/drain junction, and i am not sure how high it can experience without...
i mean, normally a voltage source is set by the "dc voltage" entry in the property manu. i am just wondering if this 'dc voltage" controllable by temperature?
i tried to set "dc voltage"="temp", but the system take "temp" as just an undefined variable.
or you can check the process file.
---------- Post added at 05:12 ---------- Previous post was at 05:12 ----------
find the sqare res and the gate cap values, then run a few calculations
Dear fuxinmingming,
cong to you for finding this. we call it "reverse-short-channel" effect. some good designer's intentionally adjust the length of device to get a minimum Vth for low-voltage design.
here is my friend's comments:
in Wiley Sansens design essentials (slide 165, page 457) :
"A bandgap reference voltage uses a bipolar transistor, connected as a diode. Its current-voltage
expression is then quite accurately given by the exponential. A real pn-junction may have a
coefficient of...
the error sources that cause nonideal ptat behavior is by beta, finite base impedance. normally a beta is properly modeled in the design kit, but base impedance is not. you may keep the current density low to minimize its effect.
hi guys, the beta value for PNP lateral bjt is 3 for typical. if i want to make very accurate bandgap reference, this is far too small.
vertical NPN bjt made out of N+ bury layer is much better, and is better for BGR.
An accurate BGR needs to trim very accurately, so i need EEPROM option to...
dear guys, i was asked to present the state-of-the-art sense interface for resistive sensor readout. can someone recommend a good review paper on resistive sensor readout circuit design?
thank you very much!
hello, guys.
i just found that if any branch is defined by laplace function, then its contribution will be ignored during ac analysis. can you tell me how to solve this problem?
example:
`include "constants.vams"
`include "disciplines.vams"
module S_gm(Vi,Vo);
inout Vi,Vo;
electrical...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
