Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by laststep

  1. L

    How should I connect substrate of 1.2V and 3.3V?

    I believe every foundry have its own spacing that you need to follow when using diff voltage for the substrate. Also if you notice each thick oxide device (3.3V) have a guarding surround it to pick up the substrate noise so that it wouldn't affect others device. So the ground eventually is not...
  2. L

    If you need help with ESD... ask me in this post

    Hi ESDSolution, I encounter and ESD device 'GGnMOS structure" which using another nmos to form the ground connection at the gate side. May I know what is the diff and advantage by using this soft ground instead of the firm/real ground conncetion?
  3. L

    Any good book regarding the IO buffer?

    Hi srftech, Thanks for the link and also the book info. Actually i not the only member in the IO development team but i do hope that i can pick up as many things and knowledge as i could to help out the team Thanks : )
  4. L

    Beginner Guide for EM effect on IO buffer?

    Anyone can recommend some good books or papers about the EMI effect on the IO buffer. I would like to know : 1) How EM induce at the IO buffer 2) How to reduce and prevent the EM 3) Design rule and precaution need to take care when designing IO buffer. Thanks.
  5. L

    Any good book regarding the IO buffer?

    Hi All, Currently i am in in charge to develop some standard cell for the IO buffer. As i have little knowledge on the IO buffer side, i hope someone can recommend some good book or paper that can help me to start the development. I would like to know more regarding below item: 1) IO buffer...
  6. L

    books or papers regarding Power Bus distribution

    Power Bus distribution Any can help on this? That would be good enough if you all can recommend some good book, article or web site for me to start off in the IO power Bus distribution.
  7. L

    books or papers regarding Power Bus distribution

    Power Bus distribution Hi, I have some doubt on the power busing distribution, hope can get the answer here. In most of the die, we can see that the power bus(global distribute) in each layer is only expand in 1 way, either vertical or horizontal. Why can't we bend the power bus in a single...
  8. L

    Where did this CMOS device IV curve come from?

    cmos curve Hi jecyhale, can you explain further on the diode connection MOS? The MOS can cause a sudden constant current flow through the device like the graph show above?
  9. L

    Interfacing bluetooth to microcontroller and Bluetooth to PC

    bluetooth and microcontroller Hi, i am not very sure about the detail but the concept is there. 1) Depend on the bluetooth module you used. If the input pin voltage rate is 3.3v and the microcontroller output voltage is 5v then you definitely need a voltage convertor like voltage divide or...
  10. L

    Interfacing bluetooth to microcontroller and Bluetooth to PC

    microchip of bluetooth Hi, try this link https://www.cytron.com.my/suppMaterial/KC_Bluetooth%20beginner%20v1_8.pdf I am not familiar with the microcontroller as my final year project is to communicate bluetooth module with the FPGA device. However above link show example on how they...
  11. L

    Interfacing bluetooth to microcontroller and Bluetooth to PC

    interfacing bluetooth with microcontroller First of all, you need to know what kind of bluetooth device you gonna use to interface with the microcontroller. I believe that there is a bluetooth device with UART interface ready which allow you to communicate between microc and blueetooth through...
  12. L

    Verilog problem with building shift register which can have parallel or serial input

    Verilog problem Just change the n=32 to n=17. Another things, i didn't saw any input for signal 'L', so do you parallel load in the data?
  13. L

    Flip-Flop initial value at startup?

    HI FvM, Thanks for your review. i'm more interest in the CPLD or FPGA device. These device do have the POR but i believe that not all the FF are being reset after the POR trigger. Most probably if we doing a unknown state checking on all the FF, we will still found some FF with unknow value...
  14. L

    Flip-Flop initial value at startup?

    So, the flip-flop will eventually stay to '1' or '0' at initial stage. If i try to model a flip-flip, can i set the initial value to either '0' or '1' in this case? Something like this: initial begin assign q = 1b'1; if(reset){ q = 1'b0; } elsif(posedge clock and clock = 1){ q = d; }
  15. L

    Flip-Flop initial value at startup?

    Hi, I have a doubt for the FF startup value hope can get the answer through this forum. Let said we build a positive clock edge Flip-flop with preset and clear control on our die. If the preset and clear signal not being active at the startup and the clock signal maintain as low, what would be...

Part and Inventory Search

Back
Top