Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Cgd0 is the overlap capacitance between the gate and drain which is always present and varies little AFAIK. It is different from cgd. You need to follow the cgd parameter. It is the actual cgd which is given in the text books. cgd is calculated parameter from the operating conditions of...
Hi All,
I designed a BJT based BGR which in turn gets the required current from a Gm bias cell. Now I have to switch off the BGR in power save mode. The Gm bias circuit has start up with simple architecture of Resistor and an npn bjt. I need to have power save (PS) mode where I have to turn off...
Hi Friends,
I am trying to do the stability analysis on the Cadence tool and though I know well all the other analysis well, this analysis is confusing me a lot as I am trying it first time.
I am trying to simulate the loop gain of a non-inverting amplifier and somehow strangely it gives very...
I am trying to design CMOS amplifier for an integrator that should generate 10 bit resolution Ramp waveform. According to theory in Allen & Holberg the amplifier should have a Unity gain frequency more than 10 times the clock frequency. But my senior engineer who has got a lot of experience in...
verilog ams sample
Open your symbol and save as Spectre view. Try to generate the netlist and see that the symbol is identified in the netlist first including the interface pins.
Probably you need to modify CDF also if it dont work after that also. Open CDF for the symbol and include the pin...
dc dc converter inductor
I was trying to design a switching DC-DC converter and I face an initial current of more than 2 A through the inductor coil in the simulation. Though this is for a very short time of 30 usec and very rapidly decreases to 0.25 mA at 50 usec after 30 usec peak value. I...
virtuoso thd calculator
You can do it by PSS analysis and some DC sweep function available at the bottom of the PSS analysis form. I did it long time back. Since THD is a perfect periodic analysis in most of the circuits, PSS analysis gives a good final solution of the circuit. It provides the...
cadence xval()
For your first error, there is some CDF call back function working in the background that will try to calculate some parameter like Perimeter of Drain region or area of drain region. When you dont enough parameters for that callback function it displays an error in the schematic...
Re: CMFB stability
Generally nulling resistor compensation will vary with output load. May be that is affecting your feedback loop stability. I do only feedback capacitor without nulling resistor compensation for my circuits.
cmfb amplifier
I think if you are using the two stage amplification in the CMFB amplifier, the same problem of two stage Opamp stability problems are appearing in your circuit. May be your test bench could be missing some capacitances required. Connecting the two differential outputs with two...
stability -probe instance cmdmprobe
It seems to me that the instance has no view in the required net listing format. Open the library manager and check that it has the Spetre or Hspice view. If not try to create one.
I think there is one statement that specifies the equations for ac analysis and Transient analysis separately. Specifying that you use the same equation for both analysis may help.
The first two warnings are new to me. But the last warning is due to no connection clearly. Probably the "net0" specified might be connected to ground which the layout tool could not identify correctly. Check that the node is connected to the other correct node by modifying the extracted netlist.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
