Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi guys,
I would like to use native transistor for my op amp.
Has anyone done this before? What are the things that I need to take care?
Thanks in advance!
why pmos is preferred over nmos
Hi ieropsaltic,
May I know why higher gm is preferred regarding the input-referred noise of amplifier, while lower gm is preferred for current mirror? Thanks!
Re: LDO stability
Maybe what he means is to use replica biasing for the output transistors, just like what these papers do:
- Embedded 5 V-to-3.3 V Voltage Regulator for Supplying Digital IC’s in 3.3 V CMOS Technology <-- this guy used NMOS, instead of PMOS
- Area-Efficient Linear Regulator...
You can find them in the design rule manual.
If you don't have, you can get it through simulation.
Just bias the resistor with constant current source, without any DC voltage, and simulate it over temperature. Then you plot the voltage across it. You will see, how the voltage change over...
Thanks a lot guys! I agree with you.
I also found that if we stack the BJTs, the mismatch effect can be reduced. But of course with the trade-off of area..
Re: Bandgap Problem!!
Just want to add, for question 1: the higher the ratio, the better it is (to minimize VBG variation due to mismatch).
Because if there is an offset within your opamp or any device which make sure that the voltages between the two branches are the same (if you use that...
For DC, you can boost PSRR by adding an opamp into the loop.
For high freq, you can put a cap between the PMOS current mirror's gate to VDD (if you use PMOS current mirror to distribute the current).
For VDD PSR, is it better to use PMOS input opamp? Anyone knows? Thanks.
voltage mode and current mode
Hi all,
As we know, we can make a bandgap circuit using either voltage-mode or current-mode approach.
Suppose that I use the architecture that has an opamp pointing upwards with two PMOS on its right and left branch,
which mode should I work on if I want to have...
Yes, A is better.
The output transistor normally has large VGS swing as it is required to drive output current from 0 to some tens or hundreds mA.
Therefore, when your output current is 0, the output transistor's gate-source voltage will be very small. Hence structure B is not suitable...
Re: bandgap start up
Hi saro_k_82,
Can you explain further why:
- the mismatch performance is poor?
- stability at the working region is poorer than it is at zero-state?
- stability is further degraded by connecting the follower to R2 instead of R3?
Thanks in advance!
rhp pole compensation
Ups.. sorry, I mean this is the bode plot of the whole LDO, not just the err amp.
I got this by tapping from the feedback point.
Any opinion?
Thanks!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.