Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
For DC, you can boost PSRR by adding an opamp into the loop.
For high freq, you can put a cap between the PMOS current mirror's gate to VDD (if you use PMOS current mirror to distribute the current).
For VDD PSR, is it better to use PMOS input opamp? Anyone knows? Thanks.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
