Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
We are most interested in four major characteristics of the closed-loop step response.
They are:
1. Rise Time: the time it takes for the plant output to rise beyond 90% of the desired level for the first time.
2. Overshoot: how much the the peak level is higher than the steady state, normalized against the steady state.
3. Settling Time: the time it takes for the system to converge to its steady state.
4. Steady-state Error: the difference between the steady-state output and the desired output.
In the meantime, I'll see if I can find an EXCEL solution.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
