Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

xilinx dds core frequency sweep problem

Status
Not open for further replies.

layaghi

Member level 3
Joined
Sep 3, 2005
Messages
60
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,786
I'm using xilinx dds core in a spartan3 fpga.
I have already make a signal with a desired frequency.
since I change the valuse of "A", "DATA" and "WE" inputs in my VHDL code the output frequency does not changes.
how could I make the output frequency to sweep?
 

You want to change the output frequency in DDS block?

If thats what you want then while customizing the DDS block in coregen, increase the number of channels to required. I think there are max of 16 channels available each can have a unique freq. You can multiplex these output channels to get one of the 16 freqs..

I dont know a way to change the freqs just using a formula using DDS.
 

Thank you dear vipinlal
I successfully programmed the dds core and it has copabilities frther than only 16 channels.
The only thing it requires is precisely working with "we", "address" and "data" inputs.
 

have you considered just using the streaming frequency input option? IIRC Xilinx's DDS does have this option.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top