layaghi
Member level 3
- Joined
- Sep 3, 2005
- Messages
- 60
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,286
- Activity points
- 1,786
I'm using xilinx dds core in a spartan3 fpga.
I have already make a signal with a desired frequency.
since I change the valuse of "A", "DATA" and "WE" inputs in my VHDL code the output frequency does not changes.
how could I make the output frequency to sweep?
I have already make a signal with a desired frequency.
since I change the valuse of "A", "DATA" and "WE" inputs in my VHDL code the output frequency does not changes.
how could I make the output frequency to sweep?