Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Xilinx 7.1i version "Cannot synthesis operator DIV&quot

Status
Not open for further replies.

sunky

Newbie level 1
Joined
Nov 6, 2009
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
need help, please

hello friends, i am a beginner in VERILOG, my project is based on calculating modular multiplication value (Z=X*Y mod M).
It needs the div operator / to calculate the quotient value.
I am working in Xilinx 7.1i version.
While synthesis it gives the following error "Cannot synthesis operator DIV"
Anyone, please help me in fixing this error.
 

muni123

Member level 3
Joined
Apr 28, 2007
Messages
64
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Location
India
Activity points
1,625
Re: need help, please

Hi Sunky,

The best way we can make this work is to move on to the latest version of Xilinx ISE.
Xilinx ISE 9.1i supports DIV operator to my knowledge. Please check.

Thanks!!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top