Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

xc9536 increase to 50mhz frequency

Status
Not open for further replies.

bolo13

Newbie level 2
Newbie level 2
Joined
Oct 23, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
hello
i have 20 mhz input and i want to multiply this frequence to 50 Mhz to provide in output.
i'm a begineer and i need to know how i can do this in vhdl or verilog.
Regards
 

You'll need a PLL to create a 50MHz clock from a 20 MHz clock. If this code is aimed towards a FPGA you can use one of the PLL ips available with your vendor. If not you could search this forum and you'll see lots of posts talking about implementing a PLL in verilog.
 

If you have a 7ns version or faster type of this CPLD, you maybe able to create 40 and 80MHz clocks from your 20MHz, but it will not be a stable creation and it will be highly unreliable.

50MHz will be very difficult.
 

thanks guy's for your response
Regards
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top