*sram*
*source
vdd vdd 0 dc 2
*access control
vwl wl 0 pulse(0 4 0 100u 100u 2m 8m)
*data control
vbl bl 0 dc 1
vblb blb 0 pulse(0 1 5m 100u 100u 2m 8m)
*transistors used for latching
m1 Q QR 0 0 NMOS l=1u w=0.35u
m2 Q QR vdd vdd PMOS l=1u w=0.70u
m3 QR Q 0 0 NMOS l=1u w=0.35u
m4 QR Q vdd vdd PMOS l=1u w=0.70u
*transistors used for data access
m5 bl wl QR QR NMOS l=1u w=0.35u
m6 blb wl Q Q NMOS l=1u w=0.35u
.model NMOS NMOS [kp=20u vto=0 lambda=0]
.model PMOS PMOS [kp=20u vto=0 lambda=0]
.end