Wire area difference when using DC and RC for the same design

Status
Not open for further replies.
T

tavidu

Member level 1
Joined
Oct 21, 2004
Messages
39
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
330
when I use DC and RC(RTL compiler) for a same design, the gate count result is no much different, but wire area differ too much.
Now I'm evaulate these two tools, and wire area is the one that I need to concern?
Less wire area, more routable in layout period?
 

Re: wire area

Hello,

Deppending on your .lib file, you have there a wire load model(s). Wire area is an estimated value during synthesis.
IF you want to be more accurate in your evaluation, you need a wire load model, for the design you are using, coming from the P&R tool.

Hope this helps!

 

wire area

A wire load model helps, but eventually it is decided by the P&R tool and your floorplan.

Also, you should worry about the certain instantiated modules, if there are a lot of congestion then it is better to resolve it from RTL phase.
 

Re: wire area

read this u will clear
 

wire area

It is a paper from SNUG.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…