Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
If one tries to fix hold timing violations at synthesis or any stage before CTS, that would mean adding extra buffers to insert delay when there is no good idea of what the delays are. Although Hold violations fixed prior to CTS may not re-appear after CTS, but may result in unneccessary logic.