why to remove hierarchy in physical syn?

[manivannanrm]

why we have to flatten the logic data while starting physical synthesis?
if not flattend what happens ?
tnx in advance

manivannan

 

[semi_jl]

Hi,
If you do it with Physical Compiler, I don't think the design is flat, but the tool use clusters replace the hierarchy in order to create floorplan.