The FlipFlop is usually described as "positive-edge-triggered". You find the same gate level diagram for TTL IC 7474 (with additional nPRE and nCLR inputs).
Please notice, that all usual edge-triggered circuits, e.g. CMOS transfer gate designs are level sensitive at the transistor level and don't involve any dynamical circuits e.g. with capacitors. Edge sensitive means, that the input state is sampled and transferred to the output during the clock edge, at no time there's a direct input to output connection as in a transparent latch.
Correct edge sensitive behaviour can be only guaranteed if the specified maximum CLK risetime is kept.