Why clock is not synthesized in DC?

Status
Not open for further replies.
What do you mean by not synthesized? Please be specific and do search in this forum first or in google.
We set the clock signal as ideal because the tool dont know the placement of the cells and many other things which is only available after placement of the design.

Thanks.
 

Status
Not open for further replies.

Similar threads

Menu
Log in
Register
Cookies are required to use this site. You must accept them to continue using the site. Learn more…