Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] why are set_min_delay and set_max_delay considered as timing exceptions?

Status
Not open for further replies.

venugopala_0202

Junior Member level 1
Junior Member level 1
Joined
Apr 23, 2012
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,422
Hello

Why are point-to-point paths constrained by set_min_delay and set_max_delay considered as timing exceptions? Are such paths considered to be not clocked? Also, when do we use these constraints? Design examples would help.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top