I am looking at one IO buffer design from other Sr person, he used all N devices for both pull up and pull down, please refer to the schematic of attachment.
Everyone says N pull up will reduce swing from VCC to VCC-vth, can anyone explain why he designed this?
NMOS have a much higher conductance per layout area.
Discrete NMOSFETs are much cheaper per Ron*BV than
discrete PMOSFETs, same reason. So you see NMOS-NMOS
totem poles all the time in power switching. These usually
have a bootstrapped gate drive (high side source referred)
which eliminates the VT-drop problem. The problem may be
in your assumptions about gate drive levels, which are not
shown.