Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Who will do ATPG in Asic design team ?

Status
Not open for further replies.
Re: ATPG

now , physical synthesis designer do dft in many companys.
 

Re: ATPG

ATPG doest care timing, so it can start working when scan chain is stiched.
primetime and dynamic simulation to check timing
 

Re: ATPG

My opinion is FE design should bare DFT in their mind during design.

It's because a design with DFT violation needs huge effort to fix it for ATPG especially the FE designer don't want to modify their freezed design(I'm a FE designer but seeing so many colleagues have DFT ignorance behavior).
 

Re: ATPG

Cadense Test Enconuter also gives an effective way for DFT and ATPG
 

Re: ATPG

in my opinion, FE should be responsible for ATPG ,just because BE is not familiar with the system designed
 

Re: ATPG

hi
what's ATPG ? Thanks.
 

Re: ATPG

ATPG stands for "Automatic Test Pattern Generation".
-------------------------------------------------------------------------------------

As long as the scan circuit(s) have been inserted into the design and scan mode timing is met,
then in my humble opinion,
any one who knows to use the ATPG tool(s), such TetraMax, FastScan, or Encounter Test,
can do this job.
 

ATPG

ATPG is not so easy, I think.
Because I am doing it now.

I share TEST_EN TEST_CLK TEST_MODE with functional IO pins.
 

ATPG

Is ATPG an important job in the asic design?
 

Re: ATPG

To wkong_zhu:
You're so unlucky that your test mode pins has to be shared with normal I/O. I know the pain on defining the init. test protocol in this situation...
My suggestion is to use dedicated I/O for these test pins...

To zzy_zy:
ATPG is very important. You can think of a 16bit adder as an example. If you want to do exhausive test on this adder, you'll need 2^(32) patterns to test this adder. ATPG
(with scan & BIST) virtually flattens your design during production test by apply & capture internal signals through scan flops. So your test pattern will be much smaller.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top