Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Which language is more fittable in the design verification?

Status
Not open for further replies.

visualart

Advanced Member level 1
Joined
Dec 21, 2001
Messages
467
Helped
28
Reputation
56
Reaction score
4
Trophy points
1,298
Activity points
3,336
Which language is more fittable in the design verification? someone recommend the E language, other praise the c language.
which is more merge the SoC flow?
whether there are the ohter?

3s
 

vivek

Member level 4
Joined
May 19, 2005
Messages
69
Helped
10
Reputation
20
Reaction score
1
Trophy points
1,288
Activity points
2,040
Re: Which language is more fittable in the design verificati

you do have other poerful languages like vera and the upcoming system verilog.

which is more merge the SoC flow?
if u mean flexibility like reuse, HVL like vera/system verilog/Specman are much better compared to C or verilog/VHDL
 

gaonkc

Advanced Member level 4
Joined
Jul 16, 2004
Messages
104
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
635
systemverilog ,vera,verilog
 

leeenghan

Advanced Member level 4
Joined
Dec 28, 2004
Messages
118
Helped
16
Reputation
32
Reaction score
8
Trophy points
1,298
Activity points
1,333
Re: Which language is more fittable in the design verificati

Hi,

I vote for C++.

I agree that C++ is much more tedious, and require engineers that think software and understand hardware.

To explain my reason, I challenge another other languages can than reuse the testbench across asic design/software algo design (e.g. dsp)/laboratory debug/anthing you can think of in complete verification of a chip.

Regards,
Eng Han
www.eda-utilities.
 

xworld2008

Full Member level 4
Joined
Dec 13, 2002
Messages
231
Helped
18
Reputation
36
Reaction score
14
Trophy points
1,298
Activity points
1,801
I think system verilog is better , system verilog is same simulate with verilog , the other vera or specman is co-simulation , and system verilog is event base simulate, vera specman is cycle base simulate. Now cadence supply system verilog too.
 

zhustudio

Advanced Member level 4
Joined
Jul 15, 2002
Messages
102
Helped
8
Reputation
16
Reaction score
2
Trophy points
1,298
Location
China
Activity points
1,049
Verilog testbench is traditional one. But more directly.
SystemVerilog and PSL assertion can make Verification easy.
SystemC is used to model system level integration in architecture design stage.
For e lanuage, I do not know much, but it is powerful. But current ESUNG give lots of question to Cadence CTO about 'e'. So it is not a bright future.
 

vivek

Member level 4
Joined
May 19, 2005
Messages
69
Helped
10
Reputation
20
Reaction score
1
Trophy points
1,288
Activity points
2,040
Re: Which language is more fittable in the design verificati

system verilog is event base simulate, vera specman is cycle base simulate
i think :
vera and system verilog : cycle based simuation. All signals are driven and sampled according to the clock (interface clock in vera; clocking block in SV)

specman e : event based simulation
 

mohdfaisal

Newbie level 6
Joined
Feb 22, 2006
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,363
I create my verilog source code using Xilinx and I have a problem to use it in Synopsys. Can anybody give me a suggestion to solve my problem
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top