Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Where is peak power on Dhrystone Gate Level Simulation?

Status
Not open for further replies.

coshy

Member level 4
Joined
Mar 28, 2016
Messages
71
Helped
0
Reputation
0
Reaction score
1
Trophy points
1,288
Activity points
1,765
After Gate Level Simulation of Dhrystone, 3rd party Company successfully done for average power report to me.

After job, then they asked the power peak dump duration from the Gate Level Simulation on FSDB file for checking IR-DROP.

when I said a start and end point "2.5us~30us", they want to narrow it more in "50ns". probably 2.5us~30us is very long for them.

Here I'm confused where duration is most peak power in the Dhrystone Gate Level Simulation.
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top