Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

When macrocell in FPGA/ASIC is different ...

Status
Not open for further replies.

joe2moon

Full Member level 5
Joined
Apr 19, 2002
Messages
280
Helped
19
Reputation
38
Reaction score
7
Trophy points
1,298
Location
MOON
Activity points
3,749
I have a question about how will you handle the following case:

When using FPGA verification to verify the ASIC design,
if the really ASIC uses asynchronous SRAM(s) inside the chip,
and the FPGA device only has synchronous SRAM(s), then
the HDL code should be different.

However, in this case, the design verified on FPGA and the design
really tapeout would be different, too.

Any way to skip this condition ?

Thanks.
 

buzkiller

Member level 4
Joined
Dec 31, 1999
Messages
75
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
602
Put some external asynchronous SRAMs on your board.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top