Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

What's the speed grade for FPGA?

Status
Not open for further replies.

snakebites

Junior Member level 2
Joined
Aug 14, 2002
Messages
23
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
CHINA
Activity points
99
fpga speed grade

Such as -6,-5s1?
Thanks.
 

verilog

Member level 1
Joined
Jul 21, 2001
Messages
33
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
VN
Activity points
185
xilinx speed grade site:edaboard.com

Fpga speed grade is a maximum frequency at which the flops in fpga can run. Example, a altera apex -1 runs faster (~ 250 MHz as I remember) than a altera apex -2 or -3. Of course, a device run faster which is more expensive.
 

Ace-X

Advanced Member level 2
Joined
Jan 25, 2002
Messages
529
Helped
41
Reputation
82
Reaction score
14
Trophy points
1,298
Location
Germany
Activity points
5,150
In Xilinx devices there is no connection between these speed grade numbers and any of timing properties. The only you could get from these numbers is that for old FPGAs like XC4000 and CPLD the smaller number means faster device. For last FPGAs like all Virtex and Spartan2 the bigger number correspond to the faster device of the same series. For example, Virtex-8 is faster than Virtex-6, but slower than Virtex2-6! In others words you have to check timing after PaR for different devices to select the one that correspond to your needs.

Ace-X.
 

mab

Junior Member level 2
Joined
Feb 26, 2002
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
70
the speed grade of FPGA is a parameter somehow related to max
achievable speed. It's a quality index related to the manufacturing
process

mab
 

efundas

Member level 3
Joined
Jul 28, 2001
Messages
62
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
387
Max is right, it is a quality index used by the manufacturers. Usually the chips on the perifery of the silicon wafer will not be of that good quality compared to that at the centre. This is one of the factors that decides on the swpeed grade. Also I have come to know about this but I am not sure, speed grade reflects the spacing clb's,slices,luts etc thereby reducing or increasing the routing delay.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top