Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What's the bits for DDR4 margin test?

Status
Not open for further replies.

Enshuo

Junior Member level 2
Joined
Jun 28, 2020
Messages
23
Helped
0
Reputation
0
Reaction score
1
Trophy points
3
Activity points
155
Hi experts,
What's the BER for DDR4 margin test? is it <1e-16 based on JEDEC?
so Intel's DDR Rank Margining Tool (RMT) should follow it, right?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top